Support of different combinations of standard RISC-V ISA extensions
Support of the products integration within customer system-on-chip. Provide standard system-on-chip bus interfaces including coherency protocols support.
Configurable instruction and data caches. Selectable cache size, line width, request buffers size. Optionally tightly coupled memories are supported for application that require low-latency and deterministic response.