Configurable instruction and data caches. Selectable cache size, line width, request buffers size. Data caches implements write back strategy for memory traffic reduction. Optionally tightly coupled memories are supported for application requires low-latency and deterministic response.
Complete set of RISC-V tools for software development. Development and debug tools include OpenOCD, GDB, and Eclipse IDE.